

μA702

WIDEBAND DC AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA702 is a monolithic DC Amplifier constructed using the Fairchild Planar* epitaxial process. It is intended for use as an operational amplifier in analog computers, as a precision instrumentation amplifier, or in other applications requiring a feedback amplifier useful from dc to 30 MHz.


- **LOW OFFSET VOLTAGE**
- **LOW OFFSET VOLTAGE DRIFT**
- **WIDE BANDWIDTH — 20 MHz TYP**
- **HIGH SLEW RATE — 5 V/μs TYP**

ABSOLUTE MAXIMUM RATINGS

Voltage Between V+ and V- Terminals	21 V
Peak Output Current	50 mA
Differential Input Voltage	±5.0 V
Input Voltage	+1.5 V to -6.0 V
Internal Power Dissipation (Note)	
Metal Can	500 mW
DIP	670 mW
Flatpak	570 mW
Operating Temperature Range	
Military (μA702)	-55°C to +125°C
Commercial (μA702C)	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	300°C

NOTE

Rating applies to ambient temperature up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for Metal Can, 8.3mW/°C for DIP and 7.1mW/°C for the Flatpak.



CONNECTION DIAGRAMS

8-LEAD METAL CAN (TOP VIEW)

PACKAGE OUTLINE 5S
PACKAGE CODE H

FREQ. COMP

NOTE: Pin 4 connected to case.

ORDER INFORMATION	
TYPE	PART NO.
μA702	μA702HM
μA702C	μA702HC

14-LEAD DIP (TOP VIEW)

PACKAGE OUTLINE 6A
PACKAGE CODE D

ORDER INFORMATION	
TYPE	PART NO.
μA702	μA702DM
μA702C	μA702DC

10-LEAD FLATPAK (TOP VIEW)

PACKAGE OUTLINE 3F
PACKAGE CODE F

ORDER INFORMATION	
TYPE	PART NO.
μA702	μA702FM

*Planar is a patented Fairchild process.

FAIRCHILD LINEAR INTEGRATED CIRCUITS • $\mu A702$

$\mu A702$




ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	CONDITIONS	$V_+ = 12.0\text{V}, V_- = -6.0\text{V}$			$V_+ = 6.0\text{V}, V_- = -3.0\text{V}$			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
Input Offset Voltage	$R_S < 2\text{ k}\Omega$		0.5	2.0	0.7	3.0		mV	
Input Offset Current			180	500	120	500		nA	
Input Bias Current			2.0	5.0	1.2	3.5		μA	
Input Resistance		16	40		22	67		k Ω	
Input Voltage Range		-4.0		+0.5	-1.5		+0.5	V	
Common Mode Rejection Ratio	$R_S < 2\text{ k}\Omega, f < 1\text{ kHz}$	80	100		80	100		dB	
Large Signal Voltage Gain	$R_L > 100\text{ k}\Omega, V_{OUT} = \pm 5.0\text{ V}$	2500	3600	6000					
	$R_L > 100\text{ k}\Omega, V_{OUT} = \pm 2.5\text{ V}$				600	900	1500		
Output Resistance			200	500				Ω	
Supply Current	$V_{OUT} = 0$		5.0	6.7	2.1	3.3		mA	
Power Consumption	$V_{OUT} = 0$		90	120	19	30		mW	
Transient Response (unity-gain)	Rise Time Overshoot	CI = 0.01 μF , RI = 20 Ω , RL > 100 k Ω , VIN = 10 mV CL < 100 pF							ns
Transient Response (x100 gain)	Rise Time Overshoot	C3 = 50 pF, RL > 100 k Ω , VIN = 1 mV							ns

The following specifications apply for $-55^\circ\text{C} < T_A < +125^\circ\text{C}$:


Input Offset Voltage	$R_S < 2\text{ k}\Omega$			3.0		4.0		mV
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50\text{ }\Omega$, $T_A = 25^\circ\text{C}$ to $+125^\circ\text{C}$		2.5	10		3.5	15	$\mu\text{V}/^\circ\text{C}$
	$R_S = 50\text{ }\Omega$, $T_A = 25^\circ\text{C}$ to -55°C		2.0	10		3.0	15	$\mu\text{V}/^\circ\text{C}$
Input Offset Current	$T_A = +125^\circ\text{C}$		80	500		50	500	nA
	$T_A = -55^\circ\text{C}$		400	1500		280	1500	nA
Average Temperature Coefficient of Input Offset Current	$T_A = 25^\circ\text{C}$ to $+125^\circ\text{C}$		1.0	5.0		0.7	4.0	$\text{nA}/^\circ\text{C}$
	$T_A = 25^\circ\text{C}$ to -55°C		3.0	16		2.0	13	$\text{nA}/^\circ\text{C}$
Input Bias Current	$T_A = -55^\circ\text{C}$		6.0		8.0			μA
Input Resistance			6.0		8.0			k Ω
Common Mode Rejection Ratio	$R_S < 2\text{ k}\Omega, f < 1\text{ kHz}$	70	95		70	95		dB
Supply Voltage Rejection Ratio	$V_+ = 12\text{ V}, V_- = -6.0\text{ V}$ to $V_+ = 6.0\text{ V}, V_- = -3.0\text{ V}$		75	200		75	200	$\mu\text{V}/\text{V}$
	$R_S < 2\text{ k}\Omega$							
Large Signal Voltage Gain	$R_L > 100\text{ k}\Omega, V_{OUT} = \pm 5.0\text{ V}$	2000		7000				
	$R_L > 100\text{ k}\Omega, V_{OUT} = \pm 2.5\text{ V}$				500		1750	
Output Voltage Swing	$R_L > 100\text{ k}\Omega$	± 5.0	± 5.3		± 2.5	± 2.7		V
	$R_L > 10\text{ k}\Omega$	± 3.5	± 4.0		± 1.5	± 2.0		V
Supply Current	$T_A = +125^\circ\text{C}, V_{OUT} = 0$		4.4	6.7		1.7	3.3	mA
	$T_A = -55^\circ\text{C}, V_{OUT} = 0$		5.0	7.5		2.1	3.9	mA
	$T_A = +125^\circ\text{C}, V_{OUT} = 0$		80	120		15	30	mW
Power Consumption	$T_A = -55^\circ\text{C}, V_{OUT} = 0$		90	135		19	35	mW

TYPICAL PERFORMANCE CURVE FOR $\mu A702$




TYPICAL PERFORMANCE CURVES FOR $\mu A702$


VOLTAGE GAIN AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT BIAS CURRENT AS A FUNCTION OF SUPPLY VOLTAGES




INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGES




INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




SUPPLY VOLTAGE REJECTION RATIO AS A FUNCTION OF AMBIENT TEMPERATURE




COMMON MODE REJECTION RATIO AS A FUNCTION OF AMBIENT TEMPERATURE




POWER SUPPLY CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



INPUT RESISTANCE AS A FUNCTION OF AMBIENT TEMPERATURE




OUTPUT RESISTANCE AS A FUNCTION OF AMBIENT TEMPERATURE




TYPICAL PERFORMANCE CURVES FOR $\mu A702$ AND $\mu A702C$


OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGES




COMMON MODE REJECTION RATIO AS A FUNCTION OF FREQUENCY




SLEW RATE AS A FUNCTION OF CLOSED LOOP VOLTAGE GAIN (LAG COMPENSATION)



SLEW RATE AS A FUNCTION OF CLOSED LOOP VOLTAGE GAIN (LEAD-LAG COMPENSATION)




TRANSIENT RESPONSE




TRANSIENT RESPONSE TEST CIRCUITS


UNITY-GAIN AMPLIFIER (LAG COMPENSATION)




X100 AMPLIFIER (LEAD COMPENSATION)




SERIES RESISTANCE LIMITING*



OUTPUT RISE TIME LIMITING*



LOGIC COMPATIBILITY



*Peak current limiting with capacitive loads.

Pin numbers are shown for metal can only.